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Abstract-  
A 10-bit 20-MS/s low power pipelined A/D converter (ADC) is presented. The conventional dedicated       sample-
hold-amplifier (SHA) is avoided by using the SHA merged with the first MDAC (SMDAC) architecture, which 
features low power and area-less. Further reduction of power and area is achieved by using multifunction 1.5bit/stage 
MDAC architecture. The ADC consists of SMDAC, seven MDAC stages and 3-bit flash ADC. The ADC achieved  
signal-to-noise-and- distortion ratio (SNDR) and spurious free dynamic range (SFDR)of 54.77dB and 63.77dB 
respectively for an input of 9.2MHz at full speed of 20MHz, consuming only 115mW. The ADC is implemented in a 
0.35 m CMOS technology and occupies an area of 5.6mm2. 
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1. Introduction 
     High-speed, high-resolution and low-power design is becoming the chief research domain of analog-
to-digital converters (ADCs). With the overall advantages of the three aspects above, the pipelined ADC 
has been largely studied. The 10-bit resolution 20MHz sample rate ADC is widely used in the areas of 
video application, digital communication, SOC system, etc. 
    A front-end SHA is widely used in high speed ADCs because it minimizes the aperture error caused 
by the sampled signal mismatch between the MDAC and the comparators in the subflash ADC in the first 
stage. However, the SHA usually has very large power dissipation and contributes substantially to the 
distortion and noise of the whole ADC. In this paper, the dedicated SHA is avoided by merging it with 
the first MDAC. The matching requirement is also can meet because the sample-hold function is reserved. 
2.  Proposed ADC architecture 
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The proposed pipelined ADC architecture is shown in Fig.1 It consists of clock generator, bandgap, 
SMDAC, seven 1.5bit stages, 3-bit flash ADC and digital correct. The clock generator supplies clock 
signals that the ADC operation needs. The bandgap provides bias current for every stage. The crude 
17bits digital codes are added with one bit overlapped in digital correct block to calibrate the offset 
voltage in comparators, then the 10bit outputs are generated.   
3. Circuit design of the ADC 
A. SMDAC  
For saving power dissipation and area occupation, the dedicated SHA and the first MDAC are replaced by 
the means of the following SMDAC without degrading ADC’s performance[1][2]. 
 
Fig.1. Proposed ADC architecture 
 
Fig.2. Schematic of SMDAC 
Fig.2 shows the schematic of SMDAC, which works in three clock phases PS, PH, and PA. During the 
PS phase, Vin is sampled on Cs and Cf. The bootstrapped switches are employed to minimize the 
nonlinear distortion of sampled inputs due to switch on resistance variations while sampling. During the 
PH phase, the opamp, Cs and Cf turn to “flip around” architecture SHA, the sampled Vin voltage on Cs 
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and Cf is setup at the output of the opamp. The Vout is equal to Vin and connects with the comparators in 
the sub-ADC. During the PA phase , the Cf overrides the opamp and Cs is connected to Vref or 0 
depending on the decision from sub-ADC. The opamp, Cs and Cf are changed to MDAC architecture to 
generate the residual for next stage. So the functions of SHA and MDAC are implemented in one circuit 
block. 
Two points should be noticed in the SMDAC architecture. First, during the hold phase, the outputs of 
opamp do not connect with Cs of next stage, so the total load of the opamp is less when compared with 
traditional SHA. The total load of the opamp is (1).  
  _(1 )L f s next com out cmfbC C C C C C      (1) 
is the feedback factor Cs_next is the sampling capacitor of next stage; Ccom is the total capacitor of 
comparators in sub-ADC; Cout is the parasitic capacitance of opamp output; Ccmfb is the capacitance of 
common-mode feedback circuit. In this design, is 1 Ccom is 0.4pF Cout is 0.2pF Ccmfb is 0.4pF.If a 
conservative scaling ratio of 0.75 is applied from one stage to the next, the Cs_next is 1.2357pF. The total 
load is less 45% than that of the traditional SHA in this design, so the power consumption can be reduced. 
Second, the opamp works in two closed loops and both the feedback factors are different. So the opamp 
should be optimized to make it achieve fast-setting in each closed loop.  
Compared with other SMDAC architectures[3] which adopt “charge transform” SHA ,the designed 
SMDAC only use two capacitors. So the area-less and low KT/C noise can be achieve. 
B. MDAC circuit 
The stage circuit should implement the functions of sample and hold, subtraction, DAC, and gain in 
pipelined ADC[4]. In order to minimize the power and area, a circuit which named as Multiplying Digital-
to-Analog Converter (MDAC) can implement all above function is designed as shown in Fig.3 .   
For the sake of reaching the maxim correct rang of offset voltage in comparators, the 1.5bit/stage 
architecture is adopted. The MDAC is shown single ended for simplicity, although in practice fully 
differential circuitry is used to suppress common-mode noise. 
 
 
Fig.3. Schematic of 1.5bit MDAC 
The MDAC works in two different states with the non-overlapping clock 1 and 2.During a sampling 
phase, 1 and 1p clocks are high turning on corresponding switches. Cs and Cf are connected to an input 
signal and the input Vp of the opamp is connected to a common-mode voltage. The sampling process is 
completed at the falling edge of clock 1p. Signal dependent charge injection is minimized by using 
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bottom plate sampling, where the use of an advanced clock 1p, makes charge injection signal 
independent. The charge on Vp is (2) 
S s f inQ C C V                    (2) 
During a holding phase, 2 clock is high. The capacitor Cf is now connected to the output of the opamp 
and the capacitor Cs is connected to +Vref or -Vref or 0 depending on the output of the sub-ADC. The 
charge on Vp is (3), D is equal to +1 -1 or 0. 
h f out s refQ C V C D V           (3) 
Because of charge conservation, (2) is equal to (3). If Cs is equal to Cf , the equal (4) can be get.    
2    - -1/4
2             -1/4 1/4
2    1/4
in ref ref in ref
out in ref in ref
in ref ref in ref
V V V V V
V V V V V
V V V V V
           (4)             
The equal (4) is the input/output transfer function of 1.5bit/stage MDAC, and the corresponding curve is 
shown in Figure.4. 
 
Fig.4. transfer curve of 1.5bit MDAC 
Thus the designed MDAC circuit implements the stage sample-and-hold, stage gain, DAC, and 
subtraction.  So the power and area are less compared with the ADC which implements these functions in 
different blocks. 
C. Opamp 
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  The main design issue of the SMDAC opamp is that the opamp is placed in different feedback 
configurations in each phase (PA and PH). Thus, the bandwidth and pole locations of the opamp are 
carefully chosen to achieve fast-settling in each phase within a given power budget. In order to acquire a 
high gain with high bandwidth, the gain-boosted opamp is used in this design, as shown in Fig.5. 
Simulations show that the opamp in the SMDAC achieves about 60 phase margin, greater than 130-dB 
DC gain, and more than 750-MHz gain bandwidth while maintaining a 2Vp-p output signal swing, as 
illustrated in Fig.6. 
 
Fig.5. Schematic of opamp 
 
Fig.6. Simulated frequency response of the amplifier 
4. Implementation and measured results 
The prototype ADC is fabricated in 0.35 m 3.3V CMOS process and occupies an active area of 5.6 
mm2 only. Fig.7 shows the die micrograph.  
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Fig.7. Die micrograph 
The measured Fast Fourier transform (FFT) spectrums for input frequencies of 325 KHz and 
9.52MHz are plotted in Fig.8. The ADC achieves more than 54.77-dB SNDR and above 63.77-dB SFDR 
performance with Nyquist input at full sampling rate. The total power consumption of ADC is only 115 
mW at 20MS/s with a 3.3-V supply. The performance of the ADC is summarized in Table .    
5. Conclusion 
   A 10-b 20-MS/s ADC with low power consumption and small die area has been described. In 
addition to multifunction 1.5bit/stage MDAC, the front-end SHA are completely merged into the first 
MDAC by using the SMDAC technique. Thus, the ADC achieves low power consumption and small die 
area while maintaining high- 
 
(a) 
1372   Dong HuanZhi and Zhang YingQin /  Physics Procedia  33 ( 2012 )  1366 – 1373 
 
 
                        (b) 
Fig.8. Measured FFT plot :(a) Fin 325KMHz (b) Fin 9.52MHz  
speed high-resolution operation. The ADC achieves 54.75-dB SNDR and 60.53-dB SFDR performance 
with 325KHz input at full sampling rate. The ADC exhibits constant dynamic performance for input 
frequencies up to the Nyquist rate. The ADC, implemented in 0.35 m CMOS technology, occupies a die 
area of 5.6 mm2 and consumes 115 mW at 20 MS/s from a 3.3-V supply. 
Table  Performance summary 
Resolution 10bit 
Process 0.35 m CMOS
Power Supply 3.3V
Active Area 5.6mm2
FS 20MHz
POWER 115mW
SFDR Fin=325KHz Fin=9.52MHz
60.53dB 63.77 dB
THD 60.52 dB 62.66 dB
SNDR 54.75 dB 54.77 dB
ENOB 8.81bit 8.82bit
Reference 
[1]  Byung-Geun Lee, Robin M Tsang, “A 10-bit 50 MS/s pipelined ADC with capacitor-sharing and variable-gm opamp,” 
IEEE J Solid-State Circuits,vol.44 MARCH,2009,pp.883-890. 
[2]  Jian Li, Xiaoyang Zeng, Lei Xie,“ A 1.8-V 22-mW 10-bit 30-MS/s pipelined CMOS ADC for low-power subsampling 
applications ” IEEE J Solid-State Circuits, VOL.43,FEBURE 2008, pp.321-329. 
[3]  Byung-Geun Lee, Byung-Moo Min, Gabriele Manganaro, “A 14-b 100-MS/s pipelined ADC with a merged SHA and First 
MDAC,”IEEE J Solid-State Circuits, VOL.43,DECEMBER 2008, pp.2613-2619. 
 Dong HuanZhi and Zhang YingQin /  Physics Procedia  33 ( 2012 )  1366 – 1373 1373
 
[4]  Byung-Moo Min, P Kim, F W Bowman, “A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC,” IEEE J. Solid-State 
Circuits, VOL.38, DECEMBER 2003, pp.2031-2039. 
